

YIELD CONSIDERATIONS FOR ION IMPLANTED GaAs MMICs

A.K. Gupta, W.C. Petersen, and D.R. Decker

Rockwell International
Microelectronics Research and Development Center
Thousand Oaks, CA 91360

ABSTRACT

An ion implantation based process is described for fabricating GaAs Monolithic Microwave Integrated Circuits (MMICs) incorporating active devices, RF circuitry and bypass capacitors. Low ohmic contact resistance and good control of metal-insulator-metal (MIM) capacitance values is demonstrated and some factors affecting FET and capacitor yield are discussed. High DC yield of typical amplifier circuits is shown indicating that this process has the potential for achieving very high overall yields in a production environment. Good yield of functional MMIC modules with subsystem complexity is projected.

INTRODUCTION

An ion implantation based process has been developed for the fabrication of Gallium Arsenide Monolithic Microwave Integrated Circuits incorporating active devices, RF circuitry and all bypass capacitors. Multiple, localized ion implantation is used for forming optimized active layers and n^+ contacts for low noise and power FETs, mixer diodes, etc. Contact photolithography is used for all pattern steps. Plasma enhanced CVD silicon nitride is used as the dielectric in metal-insulator-metal capacitors and as the insulator in a two level metallization process. Excellent uniformity and reproducibility of MIM capacitors has allowed their use for both RF tuning and bypassing. Except resistors, all microwave circuitry, air bridges, and beam leads are on the second metallization level which is electroplated to a thickness of 2-3 μm to minimize losses. Backside via holes are etched where necessary. This paper presents an overview of the fabrication process and discusses yield limiting factors which have been investigated. The data presented here has been obtained on a test pattern⁽¹⁾ (Figure 1) present on all our MMIC mask sets.

FABRICATION PROCESS

Figure 2 is a schematic drawing of the various active and passive components comprising an MMIC. These include low noise and power MESFETs, Schottky barrier diodes, thin film and bulk resistors, MIM capacitors for RF tuning and bypassing, transmission lines, air bridges, and backside via holes. Fabrication of an MMIC begins




Figure 1 Schematic diagram showing the process monitor test pattern.

with the synthesis of doping profiles for FET active layers, n^+ contacts and bulk resistors by localized Si^+ ion implantation in qualified semi-insulating GaAs substrates. Photoresist is used as the implantation mask. Substrate qualification consists of sampling the front and the tail of the ingot under consideration and checking the doping profile for a standard implant-cap-anneal cycle. Activation, pinch-off voltage uniformity, and electron mobility are measured and compared with design specifications to determine the suitability of the ingot for the MMIC process. The isolation afforded by the S.I. substrate after undergoing an annealing cycle is also checked. A sheet resistance $> 10^7 \Omega/\square$ is required for passing this test. Figure 3 shows the reproducibility of a 100 keV Si implantation profile in different types of substrates, processed at different times. Additional data is provided in Table 1 where the average I_{dss}




Figure 2 Schematic drawing of an MMIC showing typical components needed.




Figure 3 Doping profiles in LEC and Bridgman semi-insulating GaAs substrates.
HB-Cr: Cr doped Horizontal Bridgman substrate
LEC-Cr: Cr doped LEC substrate
LEC-U: Undoped LEC substrate

before gate recess of 200 μm wide FETs is given for various substrates. These wafers were also processed separately and the data shows the excellent uniformity and reproducibility of active layers made possible by direct ion implantation in S.I. GaAs.

Table 1 Active Layer Uniformity
Implant: $5\text{E}12\text{ cm}^{-2}$ 225 keV Si
 $5\text{E}12\text{ cm}^{-2}$ 40 keV Si

ID	Substrate Type	$\langle I_{\text{dss}} \rangle$ mA Before Gate Recess	σ (%)
A	Undoped LEC	217.5	2.3
B	Undoped LEC	217.4	2.3
C	Undoped LEC	195.5	0.92
D	Cr-doped Bridgman	193.4	2.0
E	Cr-doped Bridgman	196.8	2.3
F	Cr-doped Bridgman	201.0	4.4

$$\langle I_{\text{dss}} \rangle = 203.6\text{ mA}$$

$$\sigma_{\text{IDSS}} = 11.0\text{ mA (5.4\%)}$$

Following active layer formation, ohmic contacts are defined by sequential evaporation of Au-Ge and Ni, liftoff, and alloying at 450°C. This metallization scheme results in low resistance contacts quite reliably as evidenced by the data in Table 2. This data was obtained at the completion of front end processing and shows that it is possible to maintain a low specific contact resistance ($\sim 1 \times 10^{-6}\ \Omega\text{ cm}^2$) through the 250°C silicon nitride deposition steps.

Table 2 Specific Contact Resistance Results
(After Completion of All MMIC Process Steps)

Metallization : AuGe/Ni		
Date Measured	ID	$\langle R_{\text{c}} \rangle$ ($10^{-6}\ \Omega\text{ cm}^2$)
10/80	SP-100	0.51
	SP-101	0.66
	SP-102	1.31
	R2C-IL5	0.51
	15-2	0.99
	16-1	0.49
	W7-1	1.6
	W7-2	1.7
	G19H-111	3.3
	W9-1	0.91
1/82	W12-2	2.5
	W19-1	0.86

$$\langle R_{\text{c}} \rangle = 1.3 \times 10^{-6}\ \Omega\text{ cm}^2$$

$$\sigma = 0.87 \times 10^{-6}\ \Omega\text{ cm}^2$$

After contact metallization, the 1.0 μm gates are defined by contact photolithography, recess etch, Ti-Pt-Au evaporation and liftoff. At present, gate yield is a significant circuit yield limiting factor. Some preliminary data is given in Table 3 where yields have been averaged over several wafers processed. The criterion "other process related defects" includes damage due to wafer handling, poor source-drain definition, and shorts caused by metallization defects normally found with contact photolithography. The lower yield of 200 μm wide FETs as compared to the 500 μm wide FETs is probably due to the smaller source-drain gap of the 200 μm wide device. This data was obtained on $\sim 10 \text{ cm}^2$ (half of a 2 in. wafer) GaAs wafers. In order to maximize gate yield several precautions have to be taken. These include monitoring wafer flatness and ensuring that it is in the range of $\pm 1 \mu\text{m/inch}$ after capping and annealing, and using 0.090 inch thick masks for minimum runout due to mask bowing.

Gate metal definition is followed by Ti/Au first level metallization which provides overlays for ohmic contacts and the lower electrodes of MIM capacitors. This pattern is defined by an ion milling process to achieve rounded edges necessary for good capacitor yield as discussed below. A 6000Å layer of silicon nitride is deposited next using plasma enhanced CVD (PSN). This forms the dielectric for MIM capacitors and the crossover insulator in a two level metallization scheme. Finally, the second metal layer is defined by photolithography and gold electroplating. This layer is 2-3 μm thick. It provides the top electrode of MIM capacitors, all interconnects, air bridges and other microwave circuitry.

The uniformity, reproducibility, and DC yield of MIM capacitors has been studied. Data on the first two aspects is given in Table 4. This data spans a period of 20 months and clearly indicates that by adequately monitoring the deposition process it is possible to have a tight control on the thickness and dielectric constant of the PSN. Such control has encouraged the use of MIM capacitors for RF tuning as well as bypassing. The first group of data in Table 4 were obtained on actual wafers in process and the σ value reflects variations in both the PSN and the electroplated top electrode of the small (100 $\mu\text{m} \times 100 \mu\text{m}$) test capacitors. Remaining data were obtained on test wafers where the top electrode was formed by lift-off. Negligible variation in capacitance values was observed in these cases.

DC yield of MIM capacitors was found to depend on both the area and the length of overlap periphery (Fig. 4) between the first and the second metallization levels. It was possible to get a good fit of measured yield data using multiple linear regression techniques to an equation of the form

$$Y = 1 - \alpha A - \beta P$$

as shown in Table 5 where all the terms have also been defined. The last column of Table 5 shows the contribution to circuit yield of 5 typical (10 pF) bypass capacitors and clearly indicates the importance of this problem. The area dependence of capacitor yield is due to the pinhole density in the PSN. In practice, pinholes in the nitride are associated with debris on the wafer, metal splattering during first level

Table 3 FET DC Yield

$$\langle I_{\text{dss}} \rangle = 47.1 \text{ mA} \\ \sigma = 5.5 \text{ mA (11.6\%)}$$

Criterion	FET Yield for Different Gate Widths Gate Length = 1.0 μm		
	Width = 200 μm S-D gap = 3.8 μm	Width = 500 μm S-D gap = 4.8 μm	Width = 990 μm S-D gap = 4.8 μm
Broken Gate	0.90	0.94	0.82
Other Process Related Defects	0.92	0.98	0.95
Net Yield	0.83	0.92	0.78

Table 4 Metal-Insulator-Metal Capacitors
Insulator: 6000A Silicon Nitride Deposited by Plasma Enhanced CVD.

Approx. Measurement Date	ID Number	Average Cap. pF/mm ²	σ (%)
6/80	143	125	2.1
	165	132	2.1
	173	132	3.4
	174	128	1.9
	175	131	2.4
	R5M/1B	125	1.8
	1265	135	3.2
	1357-1	127	<0.3
	1357-2	133	<0.3
	1393	125	<0.3
Thru	1398	125	<0.3
	1412	125	<0.3
	1424	136	<0.3
	1432	138	<0.3
	1439	139	<0.3
2/82			

Mean = 130 pF/mm²
 σ = 3.9%
N = 15

Table 5
DC Yield of MIM Capacitors
Insulator: 6000A Silicon Nitride Deposited by Plasma Etched CVD

$Y = 1 - \alpha A - \beta P$
Y = DC Yield
A = Capacitor Area (mm²)
P = Overlap Periphery Between First and Second Metallization Levels (mm)

ID Number	α mm ⁻²	β mm ⁻¹	RMS Prediction Error $\sqrt{\sum_i (y_i - \hat{y}_i)^2}$	Yield of 10 pF Bypass Cap with Dimensions of A = 0.077 mm ² P = 0.5 mm	Contribution to Circuit Yield Assuming 5 Bypass Capacitors
E	0.83	0.15	0.080	0.86	0.47
F	0.16	0.20	0.046	0.89	0.56
G	0.66	0.013	0.016	0.94	0.73

metallization etc. and can be reduced by controlling these factors. The periphery dependence arises due to the sharp edges (as obtained by direct liftoff, Figure 5a) which are not well covered by PSN and usually result in a short. Rounded edges as obtained by ion milling or special liftoff techniques⁽²⁾ (Figure 5b) are more reliably covered by PSN and cause fewer shorts. The periphery problem can be effectively circumvented by using an airbridge to contact the top capacitor electrode but this approach may result in added process complexity (unless airbridges are being

used elsewhere in the circuit) and constrain circuit layout.

Preliminary data on dc probe plus visual circuit yield of three different circuits is presented in Table 6. This data was obtained at the completion of front end processing and does not include attrition due to subsequent steps involving thinning, via hole etching, backside metallization and sawing. The data depicted in Table 6 is commensurate with FET and capacitor yields presented earlier and represents some of




Figure 4 Schematic diagram of a metal-insulator-metal (MIM) capacitor.




Figure 5 (a) Sharp pattern edges obtained by direct liftoff of Ti(500Å)/Au(4000Å). (b) Smooth edges obtained by ion milling the metallization pattern.

Table 6
DC Circuit Yield

	Buffer Amplifier	Driver Amplifier	Power Amplifier
Total Gate Periphery (mm)	0.2	1.0	1.98
Source-Drain Gap (μm)	3.8	4.8	4.8
Total MIM Capacitance (pF)	20	49.4	50.8
FET Yield (%)	81	86	59
Capacitor Yield (%)	97	88	76
Circuit Yield (%)	78	76	47

the highest yields observed using the above described MMIC fabrication process. It indicates the potential for achieving high overall yields of functional MMIC modules with subsystem complexity. For example, a module consisting of the three circuits described in Table 6 would have an overall DC yield of 28% before tail end processing.

CONCLUSIONS

An ion implantation based process has been developed for fabricating GaAs MMICs incorporating active devices, RF circuitry and bypass capacitors. Low ohmic contact resistance and good control of MIM capacitance values has been demonstrated by monitoring the associated fabrication processes. Yield limiting factors affecting MIM capacitors and FETs have been discussed and some preliminary data on overall circuit yield has been presented. High DC yield of typical amplifier circuits has been shown indicating that the above described MMIC fabrication process has the potential for achieving high overall yields in a production environment. Based on the data presented, it is expected that GaAs MMIC modules with subsystem complexity can be fabricated with an acceptable yield.

REFERENCES

1. A.A. Immorlica, Jr., D.R. Decker, and W.A. Hall, "A Diagnostic Pattern for GaAs FET Material Development and Process Monitoring," IEEE Trans. ED, Vol. ED-27, No. 12, pp. 2285-2291, December 1980.
2. M. Hatzakis, B.J. Canavello, and J.M. Shaw, "Single Step Optical Lift-Off Process," IBM J. Res. Develop., Vol. 24, No. 4, pp. 452-460, July 1980.